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Since the initial prediction 1, 2 and experimental demonstration 3 of magnetization reversal by spin transfer torque ͑STT͒, there has been continuous progress toward the development of nonvolatile magnetic random access memory based on STT switching ͑STT-RAM͒ in nanoscale magnetic tunnel junctions ͑MTJs͒. [4] [5] [6] [7] [8] [9] [10] [11] In the most common STT-RAM configuration shown in Fig. 1͑a͒ , the magnetic moments of the free layer and the pinned polarizing layer of an MTJ lie collinear to one another in the plane of the junction. In this configuration ͑in-plane STT-RAM or IST-RAM͒, STT is small during the initial stages of the free layer's magnetic moment reversal, resulting in a relatively long nanosecond-scale switching time. 12, 13 Switching can be greatly accelerated in an alternative STT-RAM configuration, in which a second polarizer with magnetic moment perpendicular to the MTJ plane is added to the magnetic multilayer ͑orthogonal STT-RAM or OST-RAM͒. 14 The initial STT from the perpendicular polarizer is large and has been predicted to induce ultrafast precessional switching of the free layer's magnetization on a time scale of 100 ps.
14 Such ultrafast switching induced by a perpendicular polarizer was recently demonstrated in both giant magnetoresistance ͑GMR͒ junctions [15] [16] [17] and hybrid MTJ/GMR structures. 18 In this letter, we report ultrafast switching of magnetization in dual-MTJ OST-RAM structures shown in Fig. 1͑b͒ . We present a direct comparison of STT switching in IST-RAM and OST-RAM devices with nearly identical dimensions and multilayer compositions except for the presence of the perpendicular polarizer in the OST-RAM structure. Our work gives an example of the improvement in write speed and energy that can be offered by OST-RAM devices over IST-RAM devices.
The OST-RAM devices studied in this letter are 180ϫ 70 nm 2 elliptical nanopillars shown in Fig. 1͑b͒ ͑1 .8͒. The multilayers were grown by magnetron sputtering in a Singulus TIMARIS system and annealed at 300°C for 2 h in a 1 T in-plane field.
All magnetic layers are patterned into elliptical nanopillars with the long axis parallel to the annealing field direction. The perpendicular magnetic anisotropy of the ͓Co͑0.3͒ / Pd͑1.0͔͒ 10 Figure 2͑a͒ shows VSM measurements for a magnetic field applied perpendicular to the plane of an unpatterned multilayer. The effectiveness of the ͓Co͑0.3͒ / Pd͑1.0͔͒ 10 superlattice as a perpendicular polarizer is demonstrated by a nearly 100% remanence of the polarizer's magnetization. Figure 2͑b͒ shows resistance versus magnetic field applied in the plane of an OST-RAM device along the long axis of the ellipse. The observed magnetoresistance is due to switching of the free layer's magnetic moment between parallel and antiparallel configurations with the in-plane polarizer. The differences in the reversal modes expected for the IST-RAM and OST-RAM devices are illustrated in Figs. 1͑c͒ and 1͑d͒, wherein magnetization switching trajectories are shown for the two types of memory as calculated in the macrospin approximation by numerical integration of the Landau-Lifshitz-Gilbert equation with Slonczewski spin torque term. 19 In these simulations we use material parameters appropriate for our devices: saturation magnetization of the free layer M s = 1200 emu/ cm 3 , current spin polarization P = 0.5 for both the in-plane and the perpendicular polarizers, Gilbert damping parameter ␣ = 0.015, and diagonal demagnetizing tensor ͑N xx = 0.943, N yy = 0.045, and N zz = 0.012͒. 20 The initial in-plane angle of the free layer's magnetic moment from the easy axis, 4.8°, is calculated as the root-meansquare angle due to thermal fluctuation of magnetization at room temperature. The IST-RAM switching trajectory in Fig.  1͑c͒ shows several preswitching precession cycles and thus the switching process is relatively slow. The IST-RAM switching is slow due to the small initial magnitude of STT, which is proportional to sine of the angle between the magnetic moments of the free and the polarizer layers.
1 For OST-RAM, STT from the perpendicular polarizer is large and it immediately pushes the free layer magnetic moment out of the sample plane. As a result, the free layer magnetic moment rapidly reverses via one half of a precession cycle around the out-of-plane demagnetizing field as shown in Fig.  1͑d͒ .
We test the predicted differences in the switching behavior of IST-RAM and OST-RAM devices by measuring the probability of reversal of the free layer in response to voltage pulses of varying magnitude and duration. These switching studies are performed at the center of the free layer's hysteresis loop, H off , as shown in Fig. 2͑b͒ . We apply voltage pulses and measure the final device resistance using a bias tee. Before each voltage pulse, the device is prepared in the low resistance ͑parallel͒ state and the probability of switching into the high resistance ͑antiparallel͒ state is measured. The polarity of the applied voltage pulses corresponds to electron flowing from the free layer to the in-plane polarizer.
Switching probability for an IST-RAM device is shown in Fig. 3͑a͒ as a function of the applied voltage pulse magnitude and duration. These data illustrate that the pulse width required to achieve 50% switching probability, t 50 , decreases with increasing pulse amplitude but remains long: 0.92 ns even at the maximum pulse amplitude of 0.74 V. Figure 3͑b͒ shows the switching probability as a function of the pulse duration for the OST-RAM device shown in Fig. 2͑b͒ . A large reduction in switching time in the OST-RAM devices is apparent, with the shortest observed value of 0.12 ns at the pulse amplitude of 1.58 V. 21 This fast switching time is in agreement with theoretical predictions for OST-RAM devices 14 and the simulation results shown in Fig. 1͑d͒ . For both IST-RAM and OST-RAM devices, the maximum switching voltage is limited by the irreversible breakdown of ultrathin MgO tunnel barriers. Since our OST-RAM is composed of two barriers in series, the maximum voltage that can be applied to the structure without breakdown ͑ϳ2 V͒ is twice that for IST-RAM ͑ϳ1 V͒. When operating near the maximum safe pulse amplitudes, the data in Fig. 3 demonstrate a factor of eight reduction in the switching time for OST-RAM when compared to IST-RAM devices. We do not observe oscillations of the switching probability with pulse duration that may be expected for precessional switching of OST-RAM. 14 This observation is in agreement with the recent measurements for hybrid MTJ/GMR OST-RAM devices. 18 We attribute the absence of such oscillations to the influence of STT generated by the in-plane polarizer. Figure 4͑a͒ shows the dependence of the switching voltage amplitude at 50% switching probability, V 50 , on the write pulse duration, t 50 , for both IST-RAM and OST-RAM devices. This figure clearly illustrates that the OST-RAM devices operate on a much faster time scale than their IST- To quantify the write energy reduction in OST-RAM, we plot the switching probability as a function of energy dissipated during the write process in Figs. 3͑c͒ and 3͑d͒ . The write energy is calculated as E w = ͐V a 2 ͑t͒dt͑1+⌫͒ 2 / R P , where V a ͑t͒ is the actual voltage pulse shape measured by replacing the sample with a 20 GHz sampling oscilloscope, ⌫ is the reflection coefficient at the sample, and R P is the sample resistance in the initial parallel state. Figure 4͑b͒ shows the write energy required to achieve 50% switching probability as a function of write pulse width, t 50 , for both IST-RAM and OST-RAM devices. The minimum write energy for OST-RAM devices is 0.4 pJ, which is a significant reduction over the IST-RAM device, for which the minimum energy per write is 1.25 pJ. We note that further reduction in the write energy can be achieved by replacing the MTJ formed by the perpendicular polarizer and the free layer by a GMR junction. 18 If such a replacement were carried out without a decrease in the magnitude of STT from the perpendicular polarizer, the write voltage could be reduced by a factor of two and the write energy by a factor of four. Therefore, write energy as low as 0.1 pJ can be expected for OST-RAM devices.
In conclusion, we have shown that adding a perpendicular polarizer to a standard IST-RAM device can significantly reduce the write time and the write energy. For a typical multilayer structure and STT-RAM cell dimensions, we observe an eightfold write time reduction and a threefold write energy reduction. Our results suggest that STT-RAM devices with write times as low as 0.1 ns and write energies as low as 0.1 pJ are feasible. This work was supported by DARPA Grant No. HR0011-09-C-0114, by NSF Grant Nos. DMR-0748810 and No. ECCS-0701458, and by Nanoelectronics Research Initiative through the Western Institute of Nanoelectronics. are, as a consequence of equipment constraints, only valid at a particular pulse duration ͑the pulse duration at 50% switching probability͒. When pulse widths become comparable to the rise and fall times of the pulse generator, 65 ps and 85 ps respectively, the pulses begin to suffer some attenuation that increases with decreasing pulse width. At a 120 ps pulse width, for example, a 2.09 V nominal pulse amplitude is reduced to 1.58 V. The attenuation becomes negligible for pulses longer than ϳ300 ps. 4 . ͑Color online͒ ͑a͒ Switching voltage for IST-RAM and OST-RAM devices plotted as a function of pulse width at 50% switching probability, t 50 . Solid lines are best fits described in the text. ͑b͒ Energy per write at 50% switching probability plotted as a function of switching time, t 50 .
